In short: Chemical mechanical planarization is the wafer-flattening step that keeps every new layer of a chip perfectly level by polishing the surface with a rotating pad and a chemically active slurry. It combines chemical softening and mechanical abrasion so that each metal and dielectric layer can be built on a flat plane, and its two classic failure modes are dishing and erosion.
Chemical mechanical planarization (CMP) is a polishing process used in semiconductor manufacturing to make the top surface of a partially built wafer atomically flat before the next layer is deposited. A modern logic chip is stacked from a dozen or more interconnect layers; each new layer can only be patterned accurately if the layer beneath it is level. CMP is the step that removes the hills and valleys left behind by deposition and etching, returning the wafer to a smooth, planar datum.
The name captures the dual mechanism. A chemical component (the slurry) reacts with the surface film to form a soft, easily removable layer, while a mechanical component (abrasive particles pressed by a rotating polishing pad) grinds that softened material away. Neither acting alone would work well: pure mechanical grinding scratches and gouges, and pure chemical etching has no way to remove high points preferentially. Together they produce controlled, selective, global flattening.
Early chips had only two or three metal layers, and modest surface bumps could be tolerated. As designs grew to many interconnect levels, two problems forced the industry toward CMP in the late 1980s and 1990s:
CMP solved both by delivering global planarization, flattening the whole wafer rather than just smoothing locally. This enabled copper damascene interconnects and shallow trench isolation, two cornerstones of modern CMOS.
The slurry is the heart of the process. It is a carefully engineered suspension of nanometre-scale abrasive particles — commonly silica, alumina, or ceria — dispersed in an aqueous chemistry of oxidizers, pH buffers, and surface-active additives. Its job is twofold:
Tuning selectivity — the ratio of removal rates between two materials — is what lets CMP stop cleanly on an underlying layer. In copper damascene, for instance, the process must remove copper and barrier metal but slow dramatically when it reaches the dielectric, so engineers choose slurry chemistry and pad conditioning to hit that target.
A first-order model of material removal is the Preston equation: removal rate is proportional to the applied pressure multiplied by the relative velocity between pad and wafer. Because raised features carry disproportionately more of the down-force, they polish faster than recessed regions — which is exactly why CMP flattens rather than uniformly thins.
Real projects and industry tool flows, with certification.
Explore CourseTron Courses →CMP is powerful but not perfect. Because softer regions and denser pattern areas respond differently to the same polish, two characteristic defects appear, especially in copper interconnect layers:
Both defects are pattern-density dependent, which is why chip designers add dummy fill metal and tiling rules to even out density, and why process engineers co-optimize slurry, pad hardness, and down-force. Endpoint detection — monitoring motor torque, optical reflectance, or eddy-current signals — tells the tool precisely when to stop before over-polishing worsens these effects.
CMP appears at many stages of wafer fabrication. In the front end it enables shallow trench isolation, where oxide filling the isolation trenches is polished flat to the silicon. In the back end it is the enabling step for copper damascene, in which trenches are cut in dielectric, filled with copper, and then polished so copper remains only inside the trenches. It is also used for tungsten plug planarization and increasingly in advanced packaging for hybrid bonding, where two wafers are joined on surfaces so flat that copper pads fuse directly.
Both, working together. The slurry chemically softens or complexes the surface layer, and the abrasive-loaded pad mechanically shears that softened material away. The synergy gives controlled, scratch-free, selective removal that neither mechanism achieves alone.
Dishing is the concave dip that forms inside a single wide metal feature because the soft metal polishes faster than the surrounding dielectric. Erosion is the overall lowering of a densely patterned region, metal and thin dielectric spacers alike. Dishing depends on feature width; erosion depends on local pattern density.
Advanced lithography has a very shallow depth of focus. If the wafer surface is not flat, features on the peaks and in the valleys cannot both be in focus at once, so patterns blur. CMP delivers a globally flat surface so every feature on the next layer prints sharply.
The nanometre-scale abrasive particles — silica, alumina, or ceria — provide the mechanical shearing action. Pressed by the pad against raised, chemically softened high spots, they remove material fastest where contact pressure is highest, which is what produces planarization.
Related: related topic · Glossary · all courses.