Curriculum in preparation

This USB 1.0 Protocol course is in preparation. Join the waitlist for curriculum and enrolment updates.

Available now · Self-paced

Apply formal verification to prove design correctness mathematically. Covers SVA property writing, model checking theory, assume-guarantee reasoning, and tool-driven formal apps (connectivity, CDC, datapath) using Cadence JasperGold and Synopsys VC Formal. Real sign-off projects on bus interface and

Curriculum in preparation

Master CDC analysis and verification. Covers metastability, synchroniser design, multi-bit CDC paths, gray code FIFOs, CDC waivers, and formal CDC sign-off using SpyGlass and Mentor Questa CDC. Critical for SoC designs with multiple clock domains – a leading cause of silicon bugs.

Available now · Self-paced

Learn structured testbench development for VLSI designs. Covers testbench architecture, stimulus generation, self-checking testbenches, assertion-based verification, functional coverage planning, and verification closure methodology. Uses Synopsys VCS and Cadence Xcelium simulators with real ASIC de

Curriculum in preparation

Master UVM – the industry-standard ASIC verification methodology. Build a complete UVM testbench from scratch: agents, drivers, monitors, scoreboards, coverage collectors, and virtual sequences. Covers RAL, callback hooks, factory overrides, and coverage closure. Projects target AXI and PCIe protoco

Available now · Self-paced

Learn SystemVerilog for design verification with OOP methodology. Covers SV data types, interfaces, clocking blocks, SVA assertions, functional coverage, and constraint-random stimulus. Essential prerequisite for UVM and used across all ASIC verification teams globally.