In short: A stencil is a precision metering tool: its foil thickness and aperture size set the paste volume for every pad, and keeping the area ratio above about 0.66 (with aspect ratio above 1.5) is what lets paste release cleanly, so yield is largely decided before the first board is printed.
Why the stencil decides your yield
Industry defect studies repeatedly show that solder-paste printing accounts for the majority of assembly defects, often quoted at well over half. Opens, bridges, tombstones and insufficient fillets can usually be traced back to how much paste landed on each pad. The stencil is the only component that controls that volume. Paste volume equals aperture area multiplied by foil thickness, multiplied by transfer efficiency, which is the fraction of paste that actually leaves the aperture. A good process targets 80% or better transfer efficiency with a tight spread, because the reflow oven can only melt what the printer deposited. The same board that passes at 0.127 mm foil can fail at 0.150 mm simply because fine-pitch pads begin to bridge.
Stencil design therefore belongs early in the PCB design for manufacturing review, not after Gerbers are released. Pad geometry, pitch and component mix all constrain what foil thickness is workable, and sometimes the layout must change to make a stencil possible.
Thickness and the two release rules
Paste has to separate from the aperture walls and stick to the pad. Release happens only when the adhesive pull of the pad exceeds the friction against the walls. Two ratios, set out in IPC-7525, predict this:
- Aspect ratio = aperture width / foil thickness. Keep it at or above 1.5.
- Area ratio = open area / wall area = (L × W) / (2 × (L + W) × T). Keep it at or above 0.66. For a round aperture of diameter D this simplifies to D / (4T).
Key fact: the area ratio compares the pad-side contact area that pulls paste out against the wall area that holds it in. Below roughly 0.5 transfer efficiency collapses and becomes erratic.
Worked example: a 0.4 mm pitch QFP has pads of 0.20 mm by 1.5 mm. At T = 0.125 mm the aspect ratio is 1.6, which passes. The area ratio is (0.20 × 1.5) / (2 × 1.7 × 0.125) = 0.30 / 0.425 = 0.71, which also passes. Now take a 0.4 mm pitch BGA with 0.25 mm circular apertures. At T = 0.125 mm the area ratio is 0.25 / 0.5 = 0.50, which fails. Drop the foil to 0.100 mm and it becomes 0.625; at 0.080 mm it reaches 0.78. This is the central tradeoff: thin foil releases small apertures well, yet delivers too little paste to large pads and connectors.
Aperture reduction and shape
Apertures are rarely cut 1:1 with the pad. The usual reasons are to avoid paste squeezing out beyond the pad edge during placement and reflow, and to control how much metal ends up under a component body.
- Chip components (0402 and up): a "home plate" or inverted-U shape, with 10 to 20% less area facing the body, reduces mid-chip solder balls and tombstoning. Unequal paste on the two pads of an 0402 produces unequal wetting force, and the part stands up.
- Fine-pitch leads: reduce width by roughly 10% per side for 0.5 mm pitch and below, so adjacent deposits stay clear. Keep length generous to protect the area ratio.
- Large thermal pads (QFN, power): never print one big opening. Split it into a window-pane array covering 50 to 80% of the pad. This vents flux gas, cutting voiding and floating of the package.
- BGA: circular or square-with-rounded-corners apertures, usually 1:1 to 0.9:1 on the pad diameter. Squares give higher transfer efficiency than circles of the same width because wall area is lower.
- Corner radii and electropolish: laser-cut foil has a rough wall; electropolishing or nano-coating improves release for ratios between 0.5 and 0.66.
Paste particle size matters too
A common rule of thumb is that five to six solder spheres should fit across the smallest aperture dimension. Type 3 powder (25 to 45 µm) suits down to about 0.5 mm pitch. Type 4 (20 to 38 µm) is the standard for 0.4 mm pitch, 01005 passives and tight BGAs. Finer powder costs more, oxidises faster and has shorter stencil life, so use it only where the geometry demands it. The thermal side of that choice, how the paste behaves once printed, is covered by the reflow soldering profile explained in our companion piece.
Step stencils: when one thickness cannot fit all
Real boards mix 0.4 mm BGAs with big connectors and shielding frames. A single foil cannot satisfy both. Step stencils solve this by varying thickness locally:
- Step-down: a chemically etched or milled recess lowers foil thickness to, say, 0.080 mm around fine-pitch parts on a 0.125 mm sheet. The squeegee passes over the pocket, so keep a clearance of 1.0 to 2.0 mm between the step edge and the nearest aperture.
- Step-up: a thicker local region (for example 0.150 mm) deposits extra paste for connectors, pin-in-paste or large through-hole parts.
- Relief on the underside: a cavity on the board-side of the foil clears already-placed components in double-sided or cavity boards.
Key fact: each step adds cost, lead time and a printing risk, since paste can smear against the step wall. Before ordering one, ask whether a split on the aperture design would be enough.
| Component | Typical foil | Aperture approach |
|---|---|---|
| 0.4 mm pitch BGA | 0.080 to 0.100 mm | 1:1 circle, area ratio above 0.66 |
| 0402 / 0201 chip | 0.100 to 0.125 mm | Home-plate, 10 to 15% reduction |
| 0.5 mm QFP | 0.125 mm | 90% width, full length |
| QFN thermal pad | 0.100 to 0.125 mm | Window-pane, 50 to 80% coverage |
| Large connector | 0.150 mm step-up | Extended 1:1 or slight overprint |
Watching the print stroke
The animation below shows the squeegee rolling paste across the foil. Each aperture fills as the blade passes, and when the board separates from the foil the deposit stays on the pad only if the area ratio is healthy. Print speed (20 to 50 mm/s typical), blade pressure and separation speed matter as much as the stencil itself. SPI (solder paste inspection) machines from vendors such as Koh Young or Mirtec measure volume, height and area for every pad and feed back into this loop.
A practical stencil design workflow
- Import pad layers and the paste layer from your CAD tool (Cadence Allegro, Siemens Xpedition or Altium all export paste geometry and let you add per-footprint reductions).
- Choose the base foil thickness from the finest pitch part, normally 0.100 or 0.125 mm.
- Compute area and aspect ratios for every aperture class; flag any below 0.66 and 1.5.
- Decide between aperture tuning, a step, or a layout change. Keep stencil-to-board clearances in line with your PCB design rules.
- Review the fiducials, frame size and print orientation with the assembler, then confirm with a first-article SPI result.
Dense designs, such as HDI boards with microvia-in-pad, add one more constraint: filled and capped vias must be planar, or the foil will not seal and paste will leak. Teams who treat stencil review as part of the PCB design flow catch these issues at layout instead of at the line. If you need hands-on help, Avecas design services can run an assembly-readiness review on your board.
Frequently asked questions
What is the minimum area ratio for reliable printing?
IPC-7525 recommends at least 0.66 for laser-cut stencils and an aspect ratio of at least 1.5. Electropolished or nano-coated foils can be pushed down to roughly 0.5 with careful process control.
Why are chip-component apertures reduced?
Less paste on the body side prevents solder balling and balances wetting forces across both pads, which reduces tombstoning on small passives.
When do I need a step stencil?
When one board mixes parts that need thin foil (0.4 mm pitch BGAs) and parts needing a lot of paste (connectors). Try aperture adjustments first, as each step adds cost and print risk.
How is stencil quality verified?
By checking area ratios during design, then measuring paste volume, height and area with solder paste inspection on the first articles and in production.
Want to design boards that assemble right the first time? Explore the hands-on PCB tracks in our CourseTron courses, or build job-ready skills with ChipXpert training.